Šta je novo?

VSD - Static Timing Analysis - I

UPLOADER
Učlanjen(a)
01.05.2019
Poruka
88.635
2437b78b-c387-4832-9532-bc780c6315f9.png

Bestseller | h264, yuv420p, 1280x720 |ENGLISH, 44100 Hz, 2channels | 3h 28mn | 572 MB

If not, no worries.​

VLSI - Essential timing checks
What you'll learn

Understand various STA checks for timing closure

Able to do a quality analysis for real designs

Know-how on how real STA works in industries, something which you will not find in any books

Step-by-step and structured timing analysis

Requirements

Knowledge on physical design flow will be good to have

This course will take you from basics to advanced in a structured manner and create an interest in physical design world

Description

Static timing analysis comprises broadly for timing checks, constraints and library. Having all of them in a single course makes it bulky. So we decided to have it in 3 parts and this is part I - Essential timing checks. This course will give an eagle's eye to every timing check that is being performed in current industries for sign-off. This will also introduce you to basic teologies for timing, which are needed for advanced courses on STA.

Timing comes at every step of physical design flow, but in this course, we primarily focus on signoff timing i.e. looking into each and every corner of design for any timing violations

The course starts from very basic and gradually takes you to an advanced level at an intermediate pace. So no questions on you missing any details

Hope you enjoy learning this course in the same way we enjoyed making them.

Happy Learning !!



DOWNLOAD
nitroflare
Kod:
http://nitroflare.com/view/0EE986E35B5E196/jJvRDgEo__VSD__Stati.rar
 
Top